0ef1717155
Some checks failed
Basic Checks / license-check (push) Has been cancelled
Basic Checks / include-check (push) Has been cancelled
Basic Checks / style-check (push) Has been cancelled
Basic Checks / docs-check (push) Has been cancelled
Basic Checks / python-tests (push) Has been cancelled
Basic Checks / pin-validation (push) Has been cancelled
Basic Checks / cmake-checks (push) Has been cancelled
Basic Checks / frozen-tools-check (push) Has been cancelled
Publish or Update docker image for head of branch / prepare-tags (push) Has been cancelled
Release or update docker image for a released mbed-os version / prepare-tags (push) Has been cancelled
Publish or Update docker image for head of branch / build-container (push) Has been cancelled
Publish or Update docker image for head of branch / test-container (linux/amd64) (push) Has been cancelled
Publish or Update docker image for head of branch / test-container (linux/arm64) (push) Has been cancelled
Publish or Update docker image for head of branch / deploy-container (push) Has been cancelled
Release or update docker image for a released mbed-os version / build-container (push) Has been cancelled
Release or update docker image for a released mbed-os version / test-container (linux/amd64) (push) Has been cancelled
Release or update docker image for a released mbed-os version / test-container (linux/arm64) (push) Has been cancelled
Release or update docker image for a released mbed-os version / deploy-container (push) Has been cancelled
Prune temporary docker images / prune-images (push) Has been cancelled
47 lines
1.8 KiB
Markdown
47 lines
1.8 KiB
Markdown
# PSoC 6 Cortex M0+ prebuilt images
|
|
|
|
### Overview
|
|
|
|
Prebuilt application images are executed on the Cortex M0+ core of the PSoC 6 dual-core MCU.
|
|
The images are provided as C arrays ready to be compiled as part of the Cortex M4 application.
|
|
The Cortex M0+ application code is placed to internal flash by the Cortex M4 linker script.
|
|
|
|
Note: Each application image has a variant based on the hardware die (e.g.
|
|
psoc6_01, psoc6_02, psoc6_03, ...) it is supported on. An #ifdef at the top of
|
|
each .c file automatically controls which version is used so there is no need
|
|
to specify a particular image.
|
|
|
|
### Images
|
|
|
|
* [COMPONENT_CM0P_SLEEP](./COMPONENT_CM0P_SLEEP/README.md)
|
|
|
|
This image starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10002000
|
|
and puts CM0+ core into a deep sleep mode.
|
|
|
|
* [COMPONENT_CM0P_CRYPTO](./COMPONENT_CM0P_CRYPTO/README.md)
|
|
|
|
This image starts crypto server on CM0+ core,
|
|
starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10008000
|
|
and puts CM0+ core into a deep sleep mode.
|
|
|
|
* [COMPONENT_CM0P_BLESS](./COMPONENT_CM0P_BLESS/README.md)
|
|
|
|
This image starts BLE controller on CM0+ core,
|
|
starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10020000
|
|
and puts CM0+ core into a deep sleep mode.
|
|
|
|
* [COMPONENT_CM0P_SECURE](./COMPONENT_CM0P_SECURE/README.md)
|
|
|
|
This image starts CM4 core at address corresponding
|
|
to Secure Boot policy, sets required security settings,
|
|
initializes and executes code of Protected Register Access
|
|
driver, puts CM0+ core into a deep sleep mode.
|
|
|
|
### More information
|
|
Use the following links for more information, as needed:
|
|
* [Cypress Semiconductor, an Infineon Technologies Company](http://www.cypress.com)
|
|
* [ModusToolbox](https://www.cypress.com/products/modustoolbox-software-environment)
|
|
|
|
---
|
|
Copyright (c) Cypress Semiconductor Corporation, 2020.
|